

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addease COMMISSIONER FOR PATENTS PO Box 1430 Alexandria, Virginia 22313-1450 www.webjo.gov

10/880,619	APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
NXP, B.V. NXP INTELLECTUAL PROPERTY & LICENSING MS41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131 REPROMESSER ART UNIT PAPER NUMBER 2814 NOTIFICATION DATE DELIVERY MODE	10/580,619	05/24/2006	Raymond J.E. Hueting	GB03 0213 US1	5566	
NXP NTELLECTUAL PROPERTY & LICENSING RAO, SURENIVAS H		7590 08/06/201	09	EXAM	EXAMINER	
1109 MCKAY DRIVE SAN JOSE, CA 95131 2214 NOTE:CATION DATE DELIVERY MODE		LECTUAL PROPERTY	& LICENSING	RAO, SHR	INIVAS H	
NOTIFICATION DATE DELIVERY MODE		Y DRIVE		ART UNIT	PAPER NUMBER	
	SAN JOSE,	CA 95131		2814		
				NOTIFICATION DATE	DELIVERY MODE	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail $\,$ address(es):

ip.department.us@nxp.com

Office Action Summary 10/580,619 HUETING ET AL. Examiner Art Unit STEVEN H. RAO 2814

Application No.

Applicant(s)

Office Action Gammary	Examiner	Art Unit					
	STEVEN H. RAO	2814					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address							
Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONITHS from the maining date of this communication. If NO period for reply is specified above, the manchum statutory period we have been appropriately and the state of the sta	TE OF THIS COMMUNICATION 6(a). In no event, however, may a reply be tin ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this o D (35 U.S.C. § 133).	•				
Status							
1) Responsive to communication(s) filed on 19 Ma	ay 2009.						
2a) This action is FINAL. 2b) ☐ This	action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice under E.							
Disposition of Claims							
· _							
4)⊠ Claim(s) <u>1 and 3-14</u> is/are pending in the applic							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)☐ Claim(s) <u>1 and 3-14</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8)☐ Claim(s) are subject to restriction and/or	election requirement.						
Application Papers							
9)☐ The specification is objected to by the Examiner	. .						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Ex							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	⊢(d) or (f).					
a)⊠ All b)□ Some * c)□ None of:							
 Certified copies of the priority documents have been received. 							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)	0 🗆 Introduce 2	(DTO 440)					
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Interview Summary Paper No(s)/Mail Da	(P10-413) ate					
3) Information Disclosure Statement(s) (PTO/SE/00)	5) Notice of Informal P						
Paper No(s)/Mail Date	6) Other:						

U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06) Application/Control Number: 10/580,619 Page 2

Art Unit: 2814

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

- A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114.
- Applicant's submission filed on May 19,2009 has been entered and forwarded to the Examiner on May 21.2009.

Therefore claims 1, 12 and 13 as amended by the amendment and claims 3 to 10 and 14 as previously recited are currently pending in the application.

Claim 2 was previously cancelled.

Information Disclosure Statement

To date no IDS has been filed in this case.

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1 and 3 to 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujishima (U.S. Patent No. 5,981,996 herein after Fujishima, previously applied) in view of Kocon (EPA Patent No. 1054451, herein after Kocon, also cited by Applicants').

Application/Control Number: 10/580,619

Art Unit: 2814

With respect to claim 1Fujishima describes an insulated gate field effect transistor, comprising:

a source region of first conductivity type (Fujishima fig.1, 104); a body region of a second conductivity type opposite to the first conductivity type adjacent to the source region (Fujishima fig.1,111); a drift region of exclusively the first conductivity type adjacent to the body region (Fujishima fig.1,102); a drain region of the first conductivity type adjacent to the drift region, (Fujishima fig I, 109) so that body and drift regions are arranged between the source and drain regions (Fujishima fig.1), the drain region being of higher doping density than the drift region (Fujishima col. 10 line 10 and inherent because drain region below drift and therefore higher doping density).

Fujishima does not specifically mention the presently newly added limitation "wherein the region between the body region and the drain region is made up of exclusively the drift region of exclusively the first conductivity type.

However Kocon, a patent from the same field of endeavor, describes in figure 2 and . Paras 0017 to 0021, etc. the region between the body region and the drain region is made up of exclusively the drift region of exclusively the first conductivity type to greatly reduce the unit cell dimension so as to reduce the on resistance thereby improving the trade-off relation between the breakdown voltage and the on resistance.

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to include Kocon's the region between the body region and the drain region is made up of exclusively the drift region of exclusively the first conductivity type as described in figure 2 and paras 0017 to 0021, etc. in Fujishima's device . The motivation for the above combination is to greatly reduce the unit cell dimension so as to reduce the on resistance thereby improving the trade-off relation between the breakdown voltage and the on resistance and provide a simpler manufacturing process.

The remaining limitations of Claim 1 are:

and insulated trenches extending from the source region through the body region and into the drift region each trench having sidewalls and including an

insulator on the sidewalls (Fujishima figs.l,4 105, insulator-406), and a conductive gate electrode between the insulating sidewall, (Fujishima fig. 1,107) wherein the base of each trench is filled with an insulator plug adjacent to substantially all of the length of the drift region between the body region and drain region. (Fujishima to the extent understood- fig. 1, 112) and the respective gate electrode is provided in the trench over the plug adjacent to the source and body (Fujishima fig.1 107).

With respect to claim 3 Fujishima describes an insulated gate field effect transistor according to claim 1 wherein the doping concentration in the body region is in the range of about 0.5x1017 cm³ and the doping concentration in the drift region) is in the range about 1 x

Application/Control Number: 10/580,619

Art Unit: 2814

1015 cm-3 to about $2x \mid 017 \text{ cm}^{-3}$. (Fujishima col. 8 lines 45,46-49,54; col. 9-55; 10-5,10).

With respect to claim 4 Fujishima describes an insulated gate field effect transistor according to claim 1 wherein the plug is of dielectric filler filling the trench between the insulator on the sidewalls adjacent to the drain region. (Fujishima

Fig. 1,106).

With respect to claim 5 Fujishima describes an insulated gate field effect transistor according to claim 1 having a semiconductor body (Fujishima fig. 1, 111) having opposed first-(Fujishima fig. 1) second major surfaces (Fujishima fig. 1), wherein the source region (Fujishima 104) is at the first major surface over the region, the body region (Fujishima 111) is over the drift region (Fujishima 102) and the drift region (Fujishima 102)is over the drain region (Fujishima 109), and the trench (Fujishima 105)extends from the first major surface towards the second major surface through the source (Fujishima 104), body (Fujishima 111) and drift (Fujishima 102) regions.

With respect to claim 6 Fujishima describes an insulated gate field effect transistor according to claim 5 having a plurality of cells each cell having a source region at centre of the cell surrounded by the insulated trench. (Fujishima col. 12 line 61).

With respect to claim 7 Fujishima describes an insulated gate field effect transistor according to claim 6 wherein the cells have a hexagonal geometry. (well known in the art e.g. Hark also cited by applicants in their IDS).

With respect to claim 8 Fujishima describes an insulated gate field effect transistor according to claim 6 wherein the trench (Fujishima figs. 105) has gate oxide (Fujishima Fig. 106) on the sidewalls, and the trench adjacent to the drift region is filled with filler oxide between the gate oxide (Fujishima fig. 112) on the sidewalls on either side of the trench. (Fujishima fig.112).

With respect to claim 9 Fujishima describes an insulated gate field effect transistor according to claim 5 having a plurality of cells (Fujishima col. 12 line 61) arranged as stripes across the first major surface (Fujishima Fig. I) with alternating trenches (Fujishima 105) and source regions (Fujishima 104).

With respect to claim10 Fujishima describes an insulated gate field effect transistor according to claim 6 wherein the cell pitch is in the range of about 0.2 microns to about 0.7 microns. (Fujishima col. 9 lines 35 to col. 10 lines 19).

With respect to claims 11 and 12 Fujishima describes an insulated gate field effect transistor according to claims 1/11 wherein the doping concentration in the drift region is non-uniform.(it is inherent that the portion of the drift region in Fujishima figs., e.g. fig.1 at a higher level "i.e. adjacent drift region have lower doping concentration than the

Application/Control Number: 10/580,619

Art Unit: 2814

portion of the drift region at a lower level (adjacent to the drain region 109, see also response to applicants arguments section in final rejection, Kocon paras 0020, 0024, claims 2.3 etc.).

With respect to claim 13 Fujishima describes an insulated gate field effect transistor according to claim 12 wherein the non-uniform doping concentration in the drift region is linearly graded from the higher doping concentration adjacent to the drain region to the lower doping concentration adjacent to the body region. (it is inherent that the portion of the drift region in figs., e.g. Fujishima fig.1 at a higher level "i.e. adjacent drift region have higher doping concentration than the portion of the drift region at a lower level will have lower concentration i.e. linearly graded adjacent to the drain region 109, see also response to applicants arguments section below Kocon paras 0020, 0024, claims 2,3 etc.).

With respect to claim 14 Fujishima describes an insulated gate field effect transistor according to claim 11 wherein the doping concentration in the body region is in the range of about 0.5x 1017 cm-3 to about 3x 10-7 cm-3, and the doping concentration in the drift region is in the range of about 1x10-5 cm-3 to about 2x10-7 cm-3. (rejected for reasons under claim 3 above - Fujishima col. 8 lines 45,46-49,54; col. 9-55;10-5,10 and response to arguments section in the final rejection).

Response to Arguments

 Applicant's arguments with respect to claims 1 to 14 are have been considered but are moot in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to STEVEN H. RAO whose telephone number is (571)272-1718. The examiner can normally be reached on 8.30-5.30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on 571-272-1714. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/580,619 Page 6

Art Unit: 2814

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Steven H Rao/ Examiner, Art Unit 2814